

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau




(43) International Publication Date
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number
WO 2004/023641 A1

- (51) International Patent Classification⁷: **H03B 5/36**
- (21) International Application Number:
PCT/EP2003/009034
- (22) International Filing Date: 14 August 2003 (14.08.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
02388057.8 6 September 2002 (06.09.2002) EP
60/411,184 16 September 2002 (16.09.2002) US
- (71) Applicant (for all designated States except US): **TELEFONAKTIEBOLAGET L M ERICSSON (publ)** [SE/SE]; S-126 25 Stockholm (SE).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **MATTISSON, Sven** [SE/SE]; Östenväg 3, S-237 36 Bjärred (SE).
- (74) Agent: **ZACCO DENMARK A/S**; Hans Bekkevolds Allé 7, DK-2900 Hellerup (DK).
- (81) Designated States (*national*): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AN OSCILLATOR AND AN INTEGRATED CIRCUIT



(57) Abstract: A balanced crystal oscillator circuit comprising: a piezoelectric element Xtal (207; 215; 222,221; 313); a first oscillator subcircuit (202; 210; 218; 302) incorporating a transistor (204; 212; 220; 304); and a second oscillator subcircuit (201; 209; 217; 301) incorporating a transistor (203; 211; 219; 303); wherein the transistors each have different types of transistor terminals (C,B,E; D,G;S), and wherein the oscillator subcircuits are configured with at least three interconnections. Each interconnection comprise a pair of like type of transistor terminals; wherein a first of said interconnections constitutes a connection to a ground reference (gnd); a second of said interconnections is via a first resonator element (207; 215; 223; 313); and a third of said interconnections is via a second resonator element (208; 216; 224; 314); said first and second circuits are arranged to interact by means of said first and second resonator elements to form a balanced oscillator signal. A dual common base or a dual common collector configuration is preferred.

An oscillator and an integrated circuit

Technical Field

This invention relates to a balanced crystal oscillator circuit comprising: a
5 piezoelectric element; a first oscillator subcircuit incorporating a transistor;
and a second oscillator subcircuit incorporating a transistor; wherein the
transistors each have different types of transistor terminals, and wherein the
oscillator subcircuits are configured with at least three interconnections.

10 Background of the invention

A balanced crystal oscillator circuit can be employed in various electronic
circuits. However, a special field of application is within communications
equipment – especially telecommunications equipment – wherein frequency
references are generated or synthesized as periodic signals for modulators,
15 demodulators, up- and down frequency converters, for timing circuits etc.
Typically, the periodic signals are square-wave signals.

The periodic signals have a fundamental frequency and are generated by a
so-called frequency synthesizer, which provides the fundamental frequency
20 of the periodic signals as a multiplicity of the fundamental frequency for a
reference signal. In order to meet requirements, related to frequency stability
or timing precision, set forth in a standard, which the equipment is intended
to comply with, a crystal oscillator is typically required for providing a
sufficiently stable or precise reference signal.

25

Communications equipment involves signal processing within different
frequency ranges; the circuits arranged to process signals related to
modulation of an RF carrier signal operate within the highest frequency
ranges and are typically denoted RF stages. Circuits arranged to process
30 signals related to the signal to be communicated on the carrier signal operate

within the lower frequency ranges and are denoted base band stages or base band circuitry.

5 The RF stages are primarily involved with processing signals at relatively high power and at relatively high frequencies; hence heavy noise sources exist as an unavoidable inheritance from the RF stages. The base band circuitry typically involves lower frequency signals at lower power levels, however the signal processing in this circuitry is typically carried out as digital signal processing and hence involves heavy digital switching. The base band
10 circuitry is thus also a vigorous noise source.

For communications equipment providing e.g. wireless communication at Radio Frequencies (RF) a so-called RF frequency synthesizer is provided with the reference signal from a crystal oscillator running typically at 10-40
15 MHz.

For relatively complex and compact communications equipment such as cellular telephones, Bluetooth (TM) communication devices etc., ever tighter integration levels makes it desirable to integrate the various circuits of a
20 communications device on a single integrated circuit. Such an integrated circuit is typically of the semiconductor type, where a semiconductor chip (a silicon substrate) is accommodated on a ceramic substrate (or a so-called metal header) in a package with terminals for obtaining electrical contact with a Printed Circuit Board (PCB). Electrical contact between the silicon
25 substrate and the ceramic substrate is accomplished by means of bonding wires. Similarly, electrical contact between the ceramic substrate and the terminals of the package is also accomplished by bonding.

As a consequence of the above desired integration of the circuits and the
30 individual properties of the circuits with respect to generation and emission of noise, the oscillator circuit is situated in a very noisy environment. Hence, the

oscillator is prone to pick up interference from the silicon substrate of the integrated circuit. Additionally, since resonator components of the oscillator circuit often are placed outside the integrated circuit (i.e. outside the integrated circuit package), the oscillator is also prone to pick up interference
5 by means of the bonding wires and the terminals. Indeed the crystal is very stable and is to some extent able to suppress the interference, but since requirements are very tight, reduction of interference sensitivity is an ongoing challenge for circuit designers. For a GSM/GPRS cellular terminal, as little as 0.1 ppm frequency shift as a maximum is acceptable, for example in a
10 situation where a typical component such as a Voltage Controlled Oscillator VCO switches on and off or changes frequency.

However, the major cause of undesired frequency shifts or frequency error is due to a shift in the operating point (because of interference-induced DC-
15 voltage drops in common supply wires or due to rectification of interference signals causing local DC shifts in current or voltage and/or due to interference signals entering the crystal oscillator circuit) where non-linear components are modulated (related to changes in the device g_m or input capacities). To some extent, on-chip shielding may be used, but the bonding
20 wires and metal tracks are exposed to magnetic fields. A balanced structure as opposed to a single-ended structure helps, but even common-mode (i.e. exposures affecting both of a pair of balanced signals) interference components are also harmful.

25 Generally, it should be noted that a crystal oscillator provides a very stable oscillator frequency despite variations in supply voltage level and in load characteristics and is thus a very robust oscillator type.

Prior Art

30 A well-known oscillator is the so-called Pierce oscillator with a single CMOS gain cell as proposed by Eric Vittoz ("High-Performance Crystal Oscillator

Circuits: Theory and Application"; IEEE Journal of Solid State Circuits, pages 774-783, June 1988). Due to current consumption considerations many low-frequency crystal oscillators typically use a single CMOS gain cell as proposed by Vittoz. Such an oscillator is shown in fig. 1. This gain cell uses
5 single-ended signals, and as a consequence, grounding of the oscillator is a severe problem for large digital chips. This lack of sufficient grounding may result in noise and interference injection into the core of the oscillator. Similarly, the integrated circuit substrate will not be connected directly to the resonator ground, thereby also providing an interference path into the circuit.
10 However, despite the apparent drawbacks, it is a popular oscillator since it can be implemented with a single CMOS inverter.

Alternatives to the above CMOS-inverted based oscillator exist. The Pierce oscillator can also be based on a Bipolar Junction Transistor (BJT) coupled in
15 a common-collector coupling. Less favoured single-ended crystal oscillators with Bipolar Junction Transistors are based on common-emitter or common-base couplings.

The above single-ended oscillators all suffer from not being sufficiently robust
20 to substrate interference.

SU 1 771 058 discloses a differential oscillator with a negative-impedance converter (NIC) formed by two transistors and two resistors coupled between supply voltage and the collector terminal of the two transistors, respectively.
25 The base terminal of one of the transistors is connected to the collector terminal of the other transistor, and vice versa. A crystal is coupled between the emitter terminals of the two transistors. The NIC presents a negative resistance across the crystal, which undamps the circuit when properly dimensioned, such that it will oscillate close to the resonance frequency of
30 the crystal.

Due to the differential operation, it is possible to suppress some of the interference induced on the bonding-wire; e.g. interference in the form of RF-induced spurious frequencies. However, a drawback of this and other oscillators is a lack of robustness to the so-called substrate interference, which may originate in e.g. circuits on the same substrate involving intense digital switching, or other strong interference induced at the oscillator nodes, e.g. from another on-chip RF oscillator. This imperfect performance results in small variations in the oscillation frequency, so called frequency shifts. Frequency shifts may, for example, occur when digital switching activities start or stop depending on circuit activity, or when nearby RF oscillators are turned on or off between so called idle, transmit (TX), or receive (RX) modes, or when an RF oscillator is tuned to another frequency. A typical frequency shift when an RX or TX RF oscillator switches on or off may be up to one part per million (ppm). The GSM/GPRS requirements are more stringent than 1 ppm and, generally, this oscillator does not perform well enough with respect to the GSM/GPRS requirements.

As stated above, an integrated oscillator is prone to pick up substrate interference. The Pierce oscillator (fig. 1) will be sensitive to substrate interference via the so-called back-gate effect (i.e. a signal between its substrate and source terminal will be amplified with a gain of approximately 30% of its forward transconductance). Furthermore, the drain has a parallel-plate capacitance to the substrate and this path may also cause noise injection. Replacing the MOS device with a bipolar transistor does remove the back-gate effect but not the parallel-plate substrate capacitance.

To summarize, neither the Pierce oscillator nor the NIC-based oscillator circuits are robust to substrate interference although some common-mode noise reduction exists in the NIC-based oscillator.

30

Summary of the Invention

The above problems are solved when the oscillator mentioned in the opening paragraph is characterized in that each interconnection, between the first and second oscillator subcircuit, comprises a pair of like types of transistor terminals; wherein a first of said interconnections constitutes a connection to
5 a ground reference, or signal ground reference like a supply rail; a second of said interconnections is via a first resonator element; and a third of said interconnections is via a second resonator element; said first and second circuits are arranged to interact by means of said first and second resonator elements to form a balanced oscillator signal.

10

The first and second oscillator subcircuit can be comprised of a transistor, either a Bipolar Junction Transistor or a Metal Oxide Semiconductor; and circuitry for biasing the transistor and filtering out undesired frequency components. A filter can be in the form of e.g. a simple RC filter. The like pair
15 of transistor terminals can be a pair of collector terminals, formed by a collector terminal from each of the transistors or a pair of drain terminals for BJT or MOS transistors, respectively. Typically, the first and second resonator elements are a capacitor and a piezoelectric crystal, respectively. The two oscillator subcircuits interact by lapping energy back and forth
20 between the first and second oscillator circuits at the resonator (oscillator) frequency. The balanced output signal is preferably provided across the first or second resonator element.

25

Consequently, a very precise oscillator, which is robust to interference, is provided. The oscillator is five to ten times less sensitive to interference than the above-mentioned prior art oscillators.

30

Additionally, the oscillator possesses excellent frequency shift performance, which allows the oscillator to be used in combination with other on-chip oscillators, e.g. RF oscillators, thus providing a stable reference frequency under all operational modes. The frequency shift performance can be measured as the change in frequency of the oscillator according to the present invention when interferers, like digital switching circuits or other

oscillators, are switched on or off or when their operating conditions are otherwise changed. For the oscillator according to the present invention, the oscillation frequency is only affected by the interference to a very limited extent. This in turn makes it possible to comply with requirements
5 concerning the variation of its output frequency without additional circuitry for reducing this variation. Test have shown that the present oscillator is able to fulfil the requirements set by the GSM/GPRS standards.

Preferably, the balanced output signal is provided at a first circuit junction
10 (T1a; T2a; T3a) and at a second circuit junction (T1b; T2b; T3b) connected to a first and second terminal, respectively, from one of the pairs of like type of transistor terminals; which are interconnected by a resonator element.

In expedient embodiments the transistors are of the Bipolar Junction
15 Transistor (BJT) type. Since BJT transistors do not have the so-called back-gate effect that MOS transistors have, this source to substrate interference path is avoided.

In a preferred embodiment, the first, second, and third of said
20 interconnections consist of a pair of collector-type terminals, base-type terminals, and emitter-type terminals, respectively; thereby configuring the balanced oscillator circuit with a dual common-collector transistor coupling. This preferred embodiment is advantageous in that it is relatively easy to bias e.g. by a simple resistor subcircuit. Additionally, since the collector is
25 connected to the ground reference, the substrate portion that constitutes the collector of the transistors can provide shielding of the base and emitter of the transistors, thus further protecting the oscillator from noise signals.

In an alternative type of embodiment, the first, second, and third of said
30 interconnections consist of a pair of base-type terminals, collector-type terminals, and emitter-type terminals, respectively, thereby configuring the balanced oscillator circuit with a dual common-base transistor coupling.

When the first resonator element is constituted by a piezoelectric element and the second resonator is constituted by a capacitor, an advantageous configuration of the oscillator is achieved. Despite the balanced operation of the oscillator only a single crystal need be used, thereby providing a cost effective balanced oscillator.

In an alternative type of embodiment the first, second, and third of said interconnections consist of a pair of emitter-type terminals, collector-type terminals, and base-type terminals, respectively, thereby configuring the balanced oscillator circuit with a dual common-emitter transistor coupling.

Expediently, at least one of the transistors is provided with bias current by means of a resistor connected between the emitter of a transistor and a supply voltage. The resistor bias circuit offers an advantage, over active current sources in that the resistor subcircuit offers an advantage with respect to substrate isolation. Thus, by means of the resistor subcircuit, biasing of the transistors is provided without introducing an interference path to the transistor from other portions of the substrate.

When a more stable operating point of the transistors than provided with the resistor based bias subcircuit, is required, at least one of the transistors is/are provided with bias current by means of an active current source. This, more stable operating point, may be required when conditions internal or external to the integrated circuit influence considerably and act otherwise uncontrollably on the operating point.

Preferably, the transistors are operated in class C. Thereby, the loading of the resonator circuit is lower resulting in lower frequency shift due to RF interference. Additionally, since output current only flows in a time-interval

less than one half-cycle of a whole oscillator cycle, current consumption is very low. The time interval is also denoted the conduction angle.

Preferably, the transistors are of the Metal Oxide Semiconductor (MOS) type.

5

It is stated above that BJT devices in a common-collector coupling provide a shielding of the base and emitter; but unfortunately, MOS devices do not provide a similar shielding in the corresponding common-drain coupling, unless a cost expensive triple-well technology is applied. However, when the oscillator is characterized in that the first, second, and third of said interconnections consist of a pair of drain-type terminals, gate-type terminals, and source-type terminals, respectively; to thereby form a dual common-drain transistor coupling, the relatively large signal swing between the gate and the substrate, as well as source and substrate, will make the substrate interference relatively small.

10

15

Preferably, the first, second, and third of said interconnections consist of a pair of gate-type terminals, drain-type terminals, and source-type terminals, respectively, thereby configuring the balanced oscillator circuit with a dual common-gate transistor coupling.

20

Preferably, the first resonator element is constituted by a piezoelectric element and the second resonator is constituted by a capacitor.

25 A general problem with crystal oscillators is the fact that they may start in an unwanted mode. In principle, an oscillator may oscillate at any frequency where the loop-gain is sufficiently high (i.e. greater than one) while the phase shift equals 180 degrees. Such resonance frequencies often occur at crystal overtones or where parasitic resonances can be found (typically at higher frequencies). This problem is solved when the oscillator circuit is configured with an RC-circuit forming a loop-gain pole in the frequency range above a

30

primary oscillating frequency of the oscillating output signal. Preferably, such generally unwanted resonance is suppressed by inserting a LC filter in series with the crystal.

- 5 The invention also relates to an integrated circuit comprising a circuit which in combination with the resonator elements constitutes the oscillator as set forth above; said integrated circuit comprising terminals for electric interconnection with the resonator elements. Thereby, the components that take up a large area on the integrated circuit chip are arranged outside the integrated circuit
10 chip. This is a more space- and cost-effective solution.

Additionally, the invention relates to an integrated circuit comprising a circuit, which in combination with a piezoelectric element constitutes the oscillator as set forth above; said integrated circuit comprising terminals for electric
15 interconnection with the piezoelectric element. Thus, if sufficient space on the integrated circuit chip is available, the capacitive components can be accommodated on the integrated circuit chip, consequently arranging the piezoelectric element only outside the chip.

- 20 Moreover, the invention relates to a mobile telephone comprising the oscillator as set forth above.

The invention will be explained more fully below in connection with a preferred embodiment and with reference to the drawings, in which:

25

Brief description of the Drawings

fig. 1 shows a single-ended crystal oscillator;

fig. 2a shows a balanced crystal oscillator based on a dual common-collector transistor coupling;

- 30 fig. 2b shows a balanced crystal oscillator based on a dual common-base transistor coupling;

fig. 2c shows a balanced crystal oscillator based on a dual common-emitter transistor coupling;

fig. 3 shows a balanced crystal oscillator based on a dual common-collector transistor coupling with a bias circuit;

5 fig. 4 shows a current source;

fig. 5 shows a balanced crystal oscillator with external resonator elements.

Description of a Preferred Embodiment

Fig. 1 shows a single-ended crystal oscillator. The oscillator circuit is
10 illustrated to comprise a first and a second subcircuit. The first subcircuit 101 is typically implemented by means of passive components mounted on a printed circuit board (PCB), whereas the second subcircuit 102 is implemented on a substrate in an integrated circuit (IC) component that is mounted on the PCB.

15

The first subcircuit 101 comprises an oscillating device in the form of a crystal (Xtal) 103 for instance with a nominal oscillating frequency in the range of 10-40 MHz. The crystal is electrically connected to the second subcircuit 102 by means of two connectors 106 and 107.

20

At frequencies about the nominal series resonance frequency the crystal has relatively low impedance. However, at frequencies below and above the series resonance frequency the crystal has relatively high impedance. Thus, below and especially above the nominal frequency an oscillating signal
25 across the crystal will be sensitive to electromagnetic interference, that is noise, induced on the connectors 106 and 107. Capacitors 104 and 105 are connected to the crystal to provide a defined load and resonance frequency – and to couple high frequency signal components to a ground reference G1.

The second subcircuit 102 comprises an active device 109 in the form of an
30 MOS transistor biased by a current source (IQ) 110. The MOS transistor and the current source are connected to a ground reference G2. The ground

reference G2 is electrically connected to the ground reference G1 by means of a conductor 108.

Thus it is possible to detect an oscillating signal with reference to the ground
5 reference G2 at the circuit junction indicated with a capital 'A' in the second subcircuit. A bias resistor 111 is applied between the drain and gate terminal of transistor 109 to provide proper working conditions for the transistor.

An oscillator of the above-described type typically provides timing signals,
10 extracted from the oscillator signal by means of e.g. a two-transistor CMOS inverter, to be provided to other subcircuits on the substrate in the above-mentioned integrated circuit.

Fig. 2a shows a balanced crystal oscillator based on a dual common-
15 collector transistor coupling. The balanced crystal oscillator comprises two like oscillator subcircuits or subcircuits 201 and 202. The subcircuits are functionally like subcircuits that do not describe the physical implementation of the oscillator. As regards the physical implementation, a piezoelectric crystal 207 and optionally capacitors 208, 206, and 205 are placed outside
20 an integrated circuit since they occupy too much space on the integrated circuit. Other components of the oscillator such as e.g. transistors 203 and 204 are placed on the integrated circuit.

The transistors have three different transistor terminals, i.e. collector, base,
25 and emitter in case the transistors are of the bipolar (BJT) type, and source, gate, and drain in case the transistors are of the Metal Oxide Semiconductor (MOS) type.

The subcircuits are coupled together by means of three interconnections,
30 where each interconnection comprises a pair of like type of transistor terminals. Hence, an interconnection includes the circuit path from a

transistor terminal (collector, base, emitter; or drain, gate, source) in the first subcircuit to a like transistor terminal in the second subcircuit – the two transistor terminals forming a pair of terminals. A first of the three interconnections comprises a piezoelectric crystal (Xtal) 207, which couples the base terminal of transistor 204 to the base terminal of transistor 203. A second of the three interconnections comprises a resonator element in the form of a capacitor 208, which couples the emitter terminal of transistor 204 to the emitter terminal of transistor 203. A third of the three interconnections connects the collector terminal of transistor 204 and the collector terminal of transistor 203 to a ground (gnd), or a signal ground (e.g. Vcc), reference. Preferably, this ground reference is a ground reference in an integrated circuit.

A balanced (i.e. two-wire) output oscillator signal is provided either across the piezoelectric crystal 207 at circuit junctions or terminals T1a and T1b or across the capacitor 208 at circuit junctions or terminals T2a and T2b. Hence, the balanced output signal is provided at one of the pairs of like type of transistor terminals i.e. at the pair of base terminals or at the pair of emitter terminals.

Fig. 2b shows a balanced crystal oscillator based on a dual common-base transistor coupling. The balanced crystal oscillator comprises two like oscillator subcircuits or subcircuits 210 and 209. Each subcircuit comprises a capacitor 214, 213 and an active device in the form of a transistor 212, 211. The transistors have three different transistor terminals, i.e. collector, base, and emitter in case the transistors are of the bipolar (BJT) type, and source, gate, and drain in case the transistors are of the Metal Oxide Semiconductor (MOS) type.

The subcircuits are coupled together by means of three interconnections, where each interconnection consists of a pair of like type of transistor

terminals. A first of the three interconnections comprise a piezoelectric crystal (Xtal) 215, which couples the collector terminal of transistor 212 to the collector terminal of transistor 211. A second of the three interconnections comprise a resonator element in the form of a capacitor 216, which couples
5 the emitter terminal of transistor 212 to the emitter terminal of transistor 213. A third of the three interconnections connects the base terminal of transistor 212 and the base terminal of transistor 213 to a ground reference, gnd. Again, it should be noted that an interconnection includes the circuit path from a transistor terminal (collector, base, emitter; or drain, gate, source) in
10 the first subcircuit to a like transistor terminal in the second subcircuit – the two transistor terminals forming a pair of terminals.

A balanced output oscillator signal is provided either across the piezoelectric crystal 215 at terminals T3a and T3b or across the capacitor 216 at terminals
15 T4a and T4b. Hence, the balanced output signal is provided at one of the of the pairs of like type of transistor terminals i.e. at the pair of collector terminals or at the pair of emitter terminals.

It should be noted that the subcircuits 210 and 209 are functionally like
20 subcircuits that do not describe the physical implementation of the oscillator. As regards the physical implementation, the resonator element(s) 215 and optionally 214, 213, and 216 are placed outside an integrated circuit, whereas the other components typically are placed on the integrated circuit.

25 Fig. 2c shows a balanced crystal oscillator based on a dual common-emitter transistor coupling. The balanced crystal oscillator comprises two like oscillator subcircuits or subcircuits 218 and 217. Each subcircuit comprises a piezoelectric crystal 222, 221 and an active device in the form of a transistor 220, 219. The transistors have three different transistor terminals, i.e.
30 collector, base, and emitter in case the transistors are of the bipolar (BJT)

type, and source, gate, and drain in case the transistors are of the Metal Oxide Semiconductor (MOS) type.

5 The subcircuits are coupled together by means of three interconnections, where each interconnection consists of a pair of like type of transistor terminals. A first and a second of the three interconnections comprise resonator elements in the form of a capacitor 223 and 224, respectively, which couple the collector terminal of transistor 220 to the collector terminal of transistor 219 and the base terminal of transistor 220 to the base terminal of transistor 219, respectively. A third of the three interconnections connects the emitter terminal of transistor 220 and the emitter terminal of transistor 219 to a ground reference, gnd. Hence, the piezoelectric elements 221 and 222 of subcircuit 217 and 218, respectively, with a like nominal oscillating frequency, interact to provide a balanced output oscillator signal with a frequency at or near to the nominal oscillating frequency.

The balanced output oscillator signal is provided either across the capacitor 223 at terminals T5a and T5b or across the capacitor 224 at terminals T6a and T6b. Hence, the balanced output signal is provided at one of the of the pairs of like type of transistor terminals i.e. at the pair of collector terminals or at the pair of emitter terminals. It should be noted that the subcircuits 218 and 217 are functionally like subcircuits that do not describe the physical implementation of the oscillator.

25 Fig. 3 shows a balanced crystal oscillator based on a dual common-collector transistor coupling with a bias circuit. Firstly, the configuration of the circuit will be described, secondly, functional and design related issues will be explained. The balanced crystal oscillator comprises two like oscillator subcircuits or subcircuits 302 and 301. Each subcircuit comprises a capacitor 306, 305 and an active device in the form of a transistor 304, 303. The subcircuits are coupled together by means of three interconnections, where

each interconnection consists of a pair of like type of transistor terminals. A first of the three interconnections comprise a piezoelectric crystal (Xtal) 313, which couples the base terminal of transistor 304 to the base terminal of transistor 303. Additionally, the interconnection comprises a resistor Rf 311, 5 308 of the respective subcircuits. Hence, the base terminals are coupled together via the resistors 311, 308, and the crystal 313. A second of the three interconnections comprise a resonator element in the form of a capacitor 314, which couples the emitter terminal of transistor 304 to the emitter terminal of transistor 303. A third of the three interconnections connects the 10 collector terminal of transistor 304 and the collector terminal of transistor 303 to a ground reference, gnd.

A balanced (i.e. two-wire) output oscillator signal is provided either across the piezoelectric crystal 313 at terminals T7a and T7b or across the capacitor 15 314 at circuit junctions or terminals T8a and T8b. Hence, the balanced output signal is provided at one of the of the pairs of like type of transistor terminals i.e. at the pair of base terminals or at the pair of emitter terminals.

A bias subcircuit for the dual common-collector oscillator can be implemented 20 as depicted in fig. 3. Here, the resistors Rb 310,307 connect the BJT base-terminals to a bias voltage source Vb 317, 318. This bias voltage may be derived from a band gap reference, via a voltage divider, etc. Rb 310,307 should be chosen to be large enough to avoid unnecessary loading of the resonator circuit, but not too high such that BJT current-gain (β_F) variations 25 will render the bias point unstable. Resistors Re 316, 315 provide current bias to the active devices 304, 303. These resistors 316, 315 can be replaced by active current sources, if sufficiently high supply voltage is available, but resistors may offer an advantage with respect to better substrate isolation.

Undesired and spurious oscillation modes can be suppressed by means of an RC filter formed by the resistors R_f 311, 308 and capacitors C_f 312, 309. The resistors, together with C_f 312, 309 and the BJT (or MOS when applicable) input capacitance, form a loop-gain pole that can be tailored such
5 that only the desired mode of oscillations will be possible. The capacitors C_f 312, 309 may be omitted, as the input capacitors of the active devices may suffice, or replaced by a single capacitor across the bases when no common-mode rejection is desired. This will not require a change of the capacitors 306, 305 and 314, which in combination with the crystal form the resonator
10 subcircuit. Typically, capacitors 306 and 305 are selected to have approximately twice the capacity of capacitor 314.

Any substrate coupled noise, via the collector substrate parallel-plate capacitor will be deviated to a signal ground (e.g. gnd) and will not enter the
15 transistor.

Fig. 4 shows a current source. This current source or other appropriate current sources can be applied to provide bias current to the transistors 304 and 303 when a sufficiently high supply voltage is present and when a stable
20 operating point of the transistors is required. This is accomplished by replacing each of the resistors 316 and 315 with a current source or current mirror.

It is well known how to apply the current source to bias the transistors, but for
25 completeness, the terminal denoted L (corresponding to the collector terminal of the transistor 402) is connected to the emitter terminal of transistors 304 and 303. The emitter terminal of transistor 402 is coupled to the ground reference. The base terminal of transistor 402 is connected to a base-collector junction of transistor 401. This junction is connected to the one end
30 of a resistor 403, which at its opposite end is connected to supply voltage (V_{cc}). The emitter terminal of transistor 401 is connected to the ground

reference, gnd. In a practical embodiment, the two current sources that replace resistors Re 316 and 315 will be embodied to share the same transistor 401 and resistor 403 thereby making a base-base connection from transistor 401 to 402a and from 401 to 402b where indexes a and b indicate
5 a current source for either subcircuit 302 or 301.

Fig. 5 shows a balanced crystal oscillator with external resonator elements. An electric circuit 501 operated from e.g. a battery 503 or another power supply comprises an integrated circuit 502 and components 504,505,506,
10 and 507 external to the integrated circuit. Typically, the integrated circuit 502 and the external components 504-507 are mounted on a Printed Circuit Board, PCB. The reason for placing the components 504,505,506, and 507 external to the integrated circuit is primarily due to the fact that these components typically occupy too much space on the integrated circuit.

15

For the dual common collector oscillator the capacitor 208; 314 can be placed external to integrated circuit as illustrated by capacitor 504. Similarly, the capacitors 206;306,205;305, and crystal 207;313 can be placed external to integrated circuit as illustrated by capacitor 505,506 and crystal 507.
20 Bias circuitry, active devices (transistors), filters etc. of the balanced oscillator, according to the invention, are preferably placed on the integrated circuit.

To conclude, a highly integrated differential crystal oscillator with high
25 common-mode rejection, good substrate interference immunity, protection against parasitic resonance modes and low sensitivity to RF interference is disclosed.

Although the preceding discussion has been based on the crystal as the
30 most frequency selective element, it is possible to replace the Xtal by an inductor, a ceramic resonator, or another component with the proper

impedance characteristic. A crystal will, however, typically yield the highest frequency stability performance.

5 Generally, the term 'ground reference' denotes a reference as seen from a signal model point of view. Hence, a ground reference can be tied to power supply voltage potentials (gnd or Vcc) or other substantially fixed voltage potentials.

10 Generally, the term 'subcircuit' has been used as a term for a part of an electronic circuit, but alternative terms such as 'circuit network' or 'network' or 'circuit' etc. are equivalent therewith.

CLAIMS

1. A balanced crystal oscillator circuit comprising:
- 5 a piezoelectric element (207; 215; 222,221; 313); a first oscillator subcircuit (202;210;218;302) incorporating a transistor (204;212;220;304); and a second oscillator subcircuit (201;209;217;301) incorporating a transistor (203;211;219;303); wherein the transistors each have different types of transistor terminals (C,B,E; D;G;S), and wherein the oscillator subcircuits are
- 10 configured with at least three interconnections;
- CHARACTERIZED IN THAT
- each interconnection comprises a pair of like type of transistor terminals;
- wherein a first of said interconnections constitutes a connection to a ground reference (gnd; Vcc); a second of said interconnections is via a first resonator
- 15 element (207;215;223;313); and a third of said interconnections is via a second resonator element (208;216;224;314); said first and second circuits are arranged to interact by means of said first and second resonator elements to form a balanced oscillator signal.
- 20 2. A balanced crystal oscillator circuit according to claim 1, characterized in that the balanced output signal is provided at a first circuit junction (T1a; T2a; T3a) and at a second circuit junction (T1b; T2b; T3b) connected to a first and second terminal, respectively, from one of the pairs of like type of transistor terminals; which like types of transistor terminals are interconnected by a
- 25 resonator element (207;208;215;216;223;224;313;324).
3. A balanced crystal oscillator circuit according to claim 1 or 2, characterized in that the transistors are of the Bipolar Junction Transistor (BJT) type.
- 30 4. A balanced crystal oscillator circuit according to claim 3, characterized in that the first, second, and third of said interconnections consist of a pair of

collector-type terminals, base-type terminals, and emitter-type terminals, respectively; thereby configuring the balanced oscillator circuit with a dual common-collector transistor coupling.

- 5 5. A balanced crystal oscillator circuit according to claim 3 characterized in that the first, second, and third of said interconnections consist of a pair of base-type terminals, collector-type terminals, and emitter-type terminals, respectively, thereby configuring the balanced oscillator circuit with a dual common-base transistor coupling.

10

6. A balanced crystal oscillator circuit according to claim 4 or 5, characterized in that the first resonator element is constituted by a piezoelectric element (207;215;313) and the second resonator element (208;216;314) is constituted by a capacitor.

15

7. A balanced crystal oscillator circuit according to claim 3, characterized in that the first, second, and third of said interconnections consist of a pair of emitter-type terminals, collector-type terminals, and base-type terminals, respectively, thereby configuring the balanced oscillator circuit with a dual common-emitter transistor coupling.

20

8. A balanced crystal oscillator circuit according to any of claims 1 to 7, characterized in that at least one the transistors is/are provided with bias current by means of a resistor (R_e) coupled between the emitter of a transistor and a supply voltage.

25

9. A balanced crystal oscillator circuit according to any of claims 1 to 7 characterized in that at least one of the transistors is/are provided with bias current by means of an active current source (403,401,402).

30

10. A balanced crystal oscillator circuit according to any of claims 3 to 9 characterized in that the transistors are operated in class C.
11. A balanced crystal oscillator circuit according to claim 1 or 2
5 characterized in that the transistors are of the Metal Oxide Semiconductor (MOS) type.
12. A balanced crystal oscillator circuit according to claim 11, characterized
10 in that the first, second, and third of said interconnections consist of a pair of drain-type terminals, gate-type terminals, and source-type terminals, respectively; thereby configuring the balanced oscillator circuit with a dual common-drain transistor coupling.
13. A balanced crystal oscillator circuit according to claim 11 characterized in
15 that the first, second, and third of said interconnections consist of a pair of gate-type terminals, drain-type terminals, and source-type terminals, respectively, thereby configuring the balanced oscillator circuit with a dual common-gate transistor coupling.
14. A balanced crystal oscillator circuit according to claim 12 or 13
20 characterized in that the first resonator element is constituted by a piezoelectric element and the second resonator is constituted by a capacitor.
15. A balanced crystal oscillator circuit according to any of claims 1 to 14
25 characterized in that the oscillator circuit is configured with an RC-circuit (R_f , C_f) forming a loop-gain pole in the frequency range above a primary oscillating frequency of the oscillating output signal.
16. An integrated circuit (502) comprising a circuit which in combination with
30 the resonator elements constitutes the oscillator as set forth in any of claims

1 to 15; said integrated circuit comprising terminals for electric interconnection with the resonator elements.

5 17. An integrated circuit comprising a circuit, which in combination with a piezoelectric element constitutes the oscillator as set forth in any of claims 1 to 16; said integrated circuit comprising terminals for electric interconnection with the piezoelectric element.

10 18. A mobile telephone comprising the oscillator as set forth in any of claims 1 to 16.

1/4




Fig. 1




Fig. 2a

2/4




Fig. 2b




Fig. 2c

3/4




Fig. 3





Fig. 4

4/4

*Fig. 5*

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 03/09034

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H03B5/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 767 532 A (SONY CORP) 9 April 1997 (1997-04-09) column 5, line 7 - line 57; figures 2,3 ---	1-18
X	EP 1 215 812 A (NOKIA CORP) 19 June 2002 (2002-06-19) abstract; figure 1 ---	1-18
A	EP 0 335 493 A (TOKYO SHIBAURA ELECTRIC CO) 4 October 1989 (1989-10-04) the whole document -----	1-18

☐

Further documents are listed in the continuation of box C.

☒

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

3 October 2003

Date of mailing of the international search report

14/10/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Beasley-Suffolk, D

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 03/09034

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0767532	A	09-04-1997	JP 3395482 B2	14-04-2003
			JP 9102712 A	15-04-1997
			CN 1151631 A ,B	11-06-1997
			DE 69626166 D1	20-03-2003
			EP 0767532 A1	09-04-1997
			SG 48472 A1	17-04-1998
			US 5717363 A	10-02-1998
EP 1215812	A	19-06-2002	EP 1215812 A1	19-06-2002
			GB 2373114 A	11-09-2002
			US 2002093389 A1	18-07-2002
EP 0335493	A	04-10-1989	DE 68924922 D1	11-01-1996
			DE 68924922 T2	05-06-1996
			EP 0335493 A2	04-10-1989
			JP 1295507 A	29-11-1989
			JP 2721213 B2	04-03-1998
			KR 9209457 B1	16-10-1992
			US 4897621 A	30-01-1990